
CY2SSTV857
.......................... Document #: 38-07464 Rev. *F Page 7 of 8
tPZL, tPZH
(all outputs)
325
ns
tPLZ, tPHZ
(all outputs)
38
ns
tCCJ
Cycle to Cycle Jitter
[10]f > 66 MHz
–75
–
75
ps
tjit(h-per)
f > 66 MHz
–100
–
100
ps
tPLH(tPD)
Low-to-High Propagation Delay, CLK to Y
Test Mode only
1.5
3.5
7.5
ns
tPHL(tPD)
High-to-Low Propagation Delay, CLK to Y
1.5
3.5
7.5
ns
tSK(O)
Any Output to Any Output Skew
[14]100
ps
tPHASE
–50
50
ps
Notes:
12. Refers to transition of non-inverting output.
13. Period jitter and half-period jitter specifications are separate specifications that must be met independently of each other.
14. All differential input and output terminals are terminated with 120
AC Electrical Specifications (AVDD = VDDQ = 2.5V±5%, TA = 0°C to +85°C)(continued)
[9, 10]
Parameter
Description
Condition
Min.
Typ.
Max.
Unit